BIRZEIT UNIVERSITY Faculty of Engineering and Tec Electrical and Computer Engine	ENCS234, Digital Systems Date: Thursday , 09/06/2016 Time: 11:00 - 13:30 Rooms: KNH625 Total points: 100			
Instructors:	Khader Mohammad Mohammed Hussein Ahmad Alsadeh	M, W 14:00 - 15:20 T, R 08:00 - 09:20 S, M, W 10:00 - 10:50 S. M. W 13:00 - 13:50		
Name:		ID:		

Question 1: Multiple choices are worth 2 points each. (30 points) (ABET Outcome a: Ability to apply mathematics, science and engineering principles.)

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

1)	Converting (153) ₁₀ to base 8 yields which of the following rea a. 107 b. 132 c. 701 d. 231	sults?
2)	10100 is the two's complement representation of:	
	a. +12	
	b. -12	
	$d_{1} + 20$	
3)	Simplification of the Boolean expression AB + ABC + ABCI following results?	D + ABCDE + ABCDEF yields which of the
	a. ABCDEF	
	b. AB	
	c. $AB + CD + EF$	
	d. A+B+C+D+E+F	
4)	The shown circuit can be implemented using a minimum of :	->~_
	a. 3 NAND Gates	
	b. 4 NAND Gates	
	c. 5 NAND Gates	
	d. 4 NAND Gates and 1 NOR Gate	-







<u>Question 2</u> (15 points)

A Mealy machine has one input X and one output Z. Given the following next-state table, use the **triangular table** provided below to minimize the number of states (use the implication chart method).

Present	Next	State	Output Z			
State	X=0	X=1	X=0	X=1		
\mathbf{S}_0	S_4	\mathbf{S}_1	0	1		
S_1	\mathbf{S}_2	S ₃	1	0		
S_2	S_5	\mathbf{S}_0	1	0		
S ₃	\mathbf{S}_4	S_5	0	1		
S_4	S_2	S_5	1	0		
S ₅	\mathbf{S}_1	S ₃	1	0		



Present	Next	state	Outp	out Z
state	X=0	X=1	X=0	X=1
S ₀	S ₄	S ₁	0	1
S ₁	S ₂	S ₃	1	0
S ₂	S ₅	S ₀	1	0
S ₃	S ₄	S5	0	1
S ₄	S ₂	S ₅	1	0
S 5	S1	S ₃	1	0



g0:	{S0, S3}	
g1:	{S1, S2, S5}	
g2:	{S4}	
σ3·		

Present	Next	state	Outp	out Z
state	X=0	X=1	X=0	X=1
g0	g 2	g1	0	1
g1	g1	g0	1	0
g2	g1	g1	1	0

<u>Question 3</u> (20 points) (ABET Outcome c: Ability to design a system, component, or process to meet desired needs.)

Design the sequential circuit specified by the state diagram of Fig. Q2b using T flip-flops. (20 points)



Pre	esen	t	Input	Ne	xt		Flip	-flop		$T_C = x'$				
Sta	ite			Sta	ate		Inp	uts						
Α	В	С	х	Α	B	С	TA	TB	Tc					
0	0	0	0	0	0	1	0	0	1					
0	0	0	1	0	1	0	0	1	0	∣ _ C×				
0	0	1	0	0	1	0	0	1	1	AB	00	01	11	10
0	0	1	1	0	1	1	0	1	0					
0	1	0	0	0	1	1	0	0	1	00				
0	1	0	1	1	0	0	1	1	0	01		1	T	-1
0	1	1	0	1	0	0	1	1	1	01		'] ']	- 1
0	1	1	1	1	0	1	1	1	0	11		1	1	1
1	0	0	0	1	0	1	0	0	1				Y	
1	0	0	1	1	1	0	0	1	0	10				
1	0	1	0	1	1	0	0	1	1	10				
1	0	1	1	1	1	1	0	1	0		T. =F	Bx+B	C=B(x+C)
1	1	0	0	1	1	1	0	0	1		·A·		(
1	1	0	1	0	0	0	1	1	0					
1	1	1	0	0	0	0	1	1	1					
1	1	1	1	0	0	1	1	1	0					



Question 4 (20 points)

a) Using the counter shown below and logic gates design a counter that counts in the sequence 3,4, 5, 6, 7, 8, 9, 10, 11, 12, 3, ... Connect all unused inputs. The counter may cycle through several unwanted states before settling into the final count sequence. Q₃ is the most significant bit of the counter output. (10 points)



Function Table for the Counter										
CLR	CLK	LD	Count	Function						
0	Х	х	Х	Clear to 0						
1	\uparrow	1	х	Load inputs						
1	\uparrow	0	1	Count next binary state						
1	\uparrow	0	0	No change						



a) An incomplete schematic of a **down-counter** is shown below. This design uses **T flip-flops** as the internal storage. You are asked to finish up this design by filling in all the boxes. Each box can only contain a **direct wire** or exactly one gate which must belong to the cell library {**AND**, **OR**, **NAND**, **NOR**, **XOR**, **XNOR**, **inverter**}. (10 points)



Question 5 (15 points) (ABET Outcome e: Ability to identify, formulate and solve engineering problems.)

- a. Write a Verilog description for the MUX2x1 (**5 points**)
- b. Write a Verilog description for the DFF (**5 points**)
- c. Structurally build the Circuit in the figure (**5 points**)

